We present a new method of digital correlation, which uses the technology of direct intermediate frequency or radio frequency sampling and digital phase shift. Digital correlators down-sample IF or RF signals with 3-bit analog-to-digital converters and then delay one sampling interval for quadrature phase shift. Following the same procedure as analog correlation, the digitalized I/Q pairs are processed in a FPGA chip. Analysis and simulations show that sample delay introduces linear phase offset which is proportional to the deviated frequency from the center of digital IF. Derived equation proves that linear phase offset can be compensated simply by a SINC function. Flight tests conducted in April 2004 achieved image as we expected.
Introduction
Digital radiometry was first proposed by Weinreb in 1961 for use in autocorrelation spectrometers for radio astronomy [1] . Three other applications have arisen since that time: interferometry, polarimetry, and totalpower radiometry (e.g., [2] [3] [4] ). With the advances of the last 30 years, digital logic has become faster, denser, lower power, and less expensive. The applications of digital radiometry have progressed with these advances from the autocorrelation spectrometers of few megahertz bandwidth (B) to the multigigabit-per-second digital correlators used in microwave polarimetry [5] and interferometry [6] . In addition to the advances in digital logic, improvements in mixed-signal technologies have enabled the use of ultra-fast ADCs for direct sampling of microwave signals.
Performance analysis of digital correlator by Ruf [7] , Fischman [8] and Piepmeier [9] proves that digital correlator offers compelling advantages for spaceborne microwave radiometry. Several ASIC's are developed specially for synthetic aperture radiometer(STAR), one of 14 channels by the University of New Mexico Microelectronics Research Center [10] . ASIC spends less power consumption and faster process speed but more expensive. Much more groups build their digital correlator on FPGA for airborne prototype with less financial venture [11] . The microwave receiver in front of digital correlator can be a superheterodyne [3] or an LNA and band-pass filter as in the case of a direct sampling digital radiometer [4] .
We present a new digital correlator based on FPGA designed and implemented for CAS synthetic aperture radiometer [12, 13] . Sample Delay based Digital Correlation is implemented in this system. Fig.2 shows the basic diagram of SDDC. We expect to demonstrate basic principles of SDDC.
Direct IF Sampling and Sample Delay(SDDC)
For a specific IF and B, we can simply make the phase shift with digital sample delay instead of quadrature demodulator or analog/digital phase shifter in RF or IF. Under-sampled IF signal is digitalized and its spectrum is down-converted to a lower digital intermediate frequency (DIF), the DIF is determined by both the IF center frequencyf c and the sampling ratef s . If relation between f c , f s and f DIF is as following,
There are four samples for every period off DIF . For the center frequency of DIF, the interval between subsequent samples is π/2, therefore digitalized samples and their one sample delayed version keep a quadrature phase. This is a simple method for digital phase shift to achieve in-phase (I) and quadrature (Q) outputs from each receiver. However, when signal spectrum deviated from center of DIF, there is a linear phase offset φ(ω) proportional to the frequency offset ω from the center of DIF ω 0 . Both correlation coefficient and phase errors will be introduced by this linear phase offset [14] . In case of the analog signals with linear phase offset, the correlated elements are
where φ(ω) = ωπ 2ω 0 . The visibility function from a sample delay correlator is
Compare to the visibility function in the condition of phase offset free,
From (3) and (4), we found that when linear phase error existed, the imaginary part of the visibility function is weighted by SINC function. Fortunately, this effect is only decided by relative bandwidth of DIF, thus easy to compensate via multiplying SINC function with the imaginary part of visibility function. The maximum value of SINC function from (2) is π 4 when B = f DIF . Examine the simulation results in Fig. 1 , for a point target in the field of view, different methods of quadrature demodulation present almost same synthetic patterns when infinite quantization resolution is achievable, but a little difference at the side lobes when resolution is 3-bit. Note that the side lobes with SINC compensated is always lower than that of uncompensated. It is difficult to simulate for longer integration time with personal computer, we set 0.1ms as the integration time 
The SDDC Prototype and Test Result
It is the first experiment for SDDC which is an independent unit and on its primary phase. Design is restricted by keeping the original system configuration with analog correlator. We have designed a prototype digital correlator as a proof-of-concept for sample delay. Main characteristics of SDDC are listed in Tab.1. It is based upon the AD9054 analog to digital converter and vertex2-1000 FPGA. The sampling and processing rate is 97.6MHz. The AD9054 was chosen in particular for easy available. 80c51-based control unit reads data from an LVTTL-TTL translator circuit through a preserved parallel port that is interfaced to the FPGA. Correlation is carried out in the FPGA at a rate of 97.6Msamples/sec using a multiplication look-up table. A 32-bit accumulator for each correlator is split into a fast and a slow counter in order to save electrical power. The 16 most significant output bits are multiplexed and dumped through the parallel interface to the control unit. All synchronous clocks for ADC and correlation are controlled by the DCM that is inside the FPGA. Fig.2 shows the basic structure of SDDC. There is only one complex correlator presented in the diagram, in fact all 23 cross-correlators and 8 auto-correlators are packed into one chip of FPGA. Fig.3 shows achieved image in Songhua lake with CAS synthetic aperture radiometer by SDDC. Ice has already melted. The resolution can meet requirements, but further efforts should pay for increasing sensitivity and eliminating stripes by SDDC. 
Conclusion
The demonstrator of the SDDC has met the relevant performance objectives. Correlation errors introduced by linear phase offset of SDDC can be compensated with a SINC function, its value only decided by relative bandwidth. SDDC saves a quadrature demodulator for each receiver, but increases sampling frequency by a factor of 2. Results of simulations and flight tests agree with our analysis. Furthermore, SDDC can be implemented in IF or RF.
